Contribute to the definition of circuit architecture and to the design implementation of various state of the art, low power blocks, and area efficient circuits for DDR,LPDDR,GDDR PHYs Develop models for link level statistical performance simulation of the PHY (Link Training, PHY, DRAM, DB/RCD, DFE training, Transmit Equalization) and application of the same to the develo